Accurate gate tunneling current model plays an important role for nanoscale device modeling and gigascale circuit simulation, in particular for the modern ultrathin oxide MOSFETs and SOC era [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] [12] [13] [14] [15] [16] [17] [18] [19] . For sub-100 nm CMOS devices, the gate oxide thickness can be as thin as 1 nm. For such ultrathin gate oxides, a substantial direct tunneling current flowing from the gate to the channel results in a gate leakage current even under low voltage operating condition; furthermore, I g increases exponentially when T ox decreases. The significant leakage current becomes a serious problem, especially in terms of the standby power consumption. For physical modeling of nanoscale devices, various QM approaches have been of great interest [8] [9] [10] [11] [12] [13] [14] . However, they may not suit for compact models and VLSI circuit simulation. Various gate current formulas (analytical and semi-analytical models) have been proposed for I g calculation and have their merits [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] [12] [13] [14] [15] [16] [17] [18] [19] . It is found that the gate leakage current calculated with classical (CL) potential is always underestimated and the circuit performance becomes greatly overestimated. To precisely and efficiently perform the calculation of I g in circuit simulation, incorporating the QM effects into SPICE models in a full analytical way is necessary, especially designing the nanoscale MOSFETs' VLSI circuits.
Introduction
Accurate gate tunneling current model plays an important role for nanoscale device modeling and gigascale circuit simulation, in particular for the modern ultrathin oxide MOSFETs and SOC era [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] [12] [13] [14] [15] [16] [17] [18] [19] . For sub-100 nm CMOS devices, the gate oxide thickness can be as thin as 1 nm. For such ultrathin gate oxides, a substantial direct tunneling current flowing from the gate to the channel results in a gate leakage current even under low voltage operating condition; furthermore, I g increases exponentially when T ox decreases. The significant leakage current becomes a serious problem, especially in terms of the standby power consumption. For physical modeling of nanoscale devices, various QM approaches have been of great interest [8] [9] [10] [11] [12] [13] [14] . However, they may not suit for compact models and VLSI circuit simulation. Various gate current formulas (analytical and semi-analytical models) have been proposed for I g calculation and have their merits [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] [12] [13] [14] [15] [16] [17] [18] [19] . It is found that the gate leakage current calculated with classical (CL) potential is always underestimated and the circuit performance becomes greatly overestimated. To precisely and efficiently perform the calculation of I g in circuit simulation, incorporating the QM effects into SPICE models in a full analytical way is necessary, especially designing the nanoscale MOSFETs' VLSI circuits.
In this paper, a full analytical quantum correction model for gate tunneling current (I g ) calculation of ultrathin oxide MOSFET devices is proposed. In the model formulation, the quantum mechanical (QM) surface potential in the channel region is considered analytically. Compared with the conventional approach to I g calculation, the proposed model shows very good agreement with TCAD simulation. Consequently, the physically meaningful results are achieved. Comparison of the results with the measured I g of MOSFET with different untrathin gate oxides (T ox = 1.0, 1.2, and 1.5 nm) practically confirms the validity of the model. Mathematically, this quantum-corrected analytical model is explicit and continuous with respect to variables. It can directly be implemented into SPICE tool for advanced VLSI circuit simulation.
A SPICE-Compatible Gate Tunneling Model
By following the Tsu-Esaki tunneling current formula [15] [16] [17] [18] [19] , the gate tunneling current, shown in Fig. 1 , is known as J g = J 0 ∫ D(E)F s (E)dE, where J 0 , D(E) and F s (E) are the transmission coefficient and the supply function at the given kinetic energy E. In general, the integral in the formula above is calculated numerically and prohibits it to be incorporated into SPICE models for circuit simulation. The most of electrons occupy the states close to the band edge. Therefore, we may assume here that all the tunneling takes place at a constant energy, E T , and . The model validity is tested with N A varying from 10 16 cm -3 to 10 18 cm -3 . The equations above form a completely analytical I g model for circuit simulation. G 0 -G 3 are the model parameters to be calibrated and optimized with the results of QM model [11] [12] [13] [14] .
Results and Discussion
As shown in Fig. 2 , the optimized G 0 -G 3 are device structure-and bias-dependent. The difference of G's value is significant when the CL and QM surface potentials are used in the calculation of I g . The difference increases when T ox decreases. Compared with the QM TCAD simulation [8] [9] [10] [11] [12] [13] [14] , shown in Fig. 3 , the I g model together with the QM surface potential formula shows better accuracy than that of CL potential. In addition, I g is measured and compared with the fabricated N-MOSFETs with 3 ultrathin T ox . As shown in Figs. 4, 5, and 6, the agreements between the measured and simulated I g are excellent for the N-MOSFET with T ox = 1.0, 1.2, and 1.5 nm, respectively. The figures also show that the quantum correction on the surface potential plays an important role in accurate calculation of I g . Using the same model, the difference of the calculated I g with and without quantum correction on the surface potential is up to 1-2 orders magnitude. It increases when T ox decreases.
Conclusions
In conclusion, we have presented a full analytical quantum correction model for gate tunneling current calculation in ultrathin oxide MOSFET devices. Comparison of the results with the measured I g of MOSFET with different T ox confirmed the model validity. It works well for ultrathin oxide MOSFETs and can be implemented into SPICE tool for VLSI circuit simulation. Fig . 4 The calculated I g using the model with the CL and QM surface potentials, respectively. The solid line is the measured data.
The N-MOSFET sample is with T ox = 1.0 nm. We found that the I g difference is up to 2-order magnitudes when V g = 1.2 V. 
